

Applicant: Gerstenhaber et al.  
For: Repatterned Integrated Circuit Chip Package

ABSTRACT OF DISCLOSURE

5

A repatterned integrated circuit chip package which balances and/or reduces the package capacitance associated with the gain resistor terminals to reduce the degradation of common mode rejection with frequency.

DRAFT EDITION 4.00